I've noticed that battery 6 seems to always lag in SOC%, but the voltages across all 6 batteries is balanced. When CHMOS turns off for all batteries, Battery 6 rests at 90-92%. Positive feeds the busbar at the top with the fuse, Negative feeds the busbar at the bottom. Is this something to worry about with Battery 6?